Linux 查看cpu信息
转载请注明文章转载自:Dbabc.Net [http://dbabc.net]
本文链接:http://dbabc.net/archives/2010/01/24/linux_cpu_info.shtml
[root@node1 ~]# cat /proc/cpuinfo | grep name | cut -f2 -d: | uniq -c
8 Intel(R) Xeon(R) CPU E5420 @ 2.50GHz
[root@node1 ~]# cat /proc/cpuinfo | grep physical | uniq -c
1 physical id : 0
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 1
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 0
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 1
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 0
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 1
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 0
1 address sizes : 38 bits physical, 48 bits virtual
1 physical id : 1
1 address sizes : 38 bits physical, 48 bits virtual
[root@node1 ~]# getconf LONG_BIT
64
[root@node1 ~]# cat /proc/cpuinfo | grep flags | grep ‘ lm ‘ | wc -l
8
[root@node1 ~]# dmidecode | grep -A48 ‘Processor Information$’
Processor Information
Socket Designation: CPU1
Type: Central Processor
Family: Xeon
Manufacturer: Intel
ID: 76 06 01 00 FF FB EB BF
Signature: Type 0, Family 6, Model 17, Stepping 6
Flags:
FPU (Floating-point unit on-chip)
VME (Virtual mode extension)
DE (Debugging extension)
PSE (Page size extension)
TSC (Time stamp counter)
MSR (Model specific registers)
PAE (Physical address extension)
MCE (Machine check exception)
CX8 (CMPXCHG8 instruction supported)
APIC (On-chip APIC hardware supported)
SEP (Fast system call)
MTRR (Memory type range registers)
PGE (Page global enable)
MCA (Machine check architecture)
CMOV (Conditional move instruction supported)
PAT (Page attribute table)
PSE-36 (36-bit page size extension)
CLFSH (CLFLUSH instruction supported)
DS (Debug store)
ACPI (ACPI supported)
MMX (MMX technology supported)
FXSR (Fast floating-point save and restore)
SSE (Streaming SIMD extensions)
SSE2 (Streaming SIMD extensions 2)
SS (Self-snoop)
HTT (Hyper-threading technology)
TM (Thermal monitor supported)
SBF (Signal break on FERR)
Version: Intel(R) Xeon(R) CPU E5420 @ 2.50GHz
Voltage: 1.4 V
External Clock: 1333 MHz
Max Speed: 3600 MHz
Current Speed: 2500 MHz
Status: Populated, Enabled
Upgrade: <OUT OF SPEC>
L1 Cache Handle: 0×0700
L2 Cache Handle: 0×0701
L3 Cache Handle: 0×0702
Serial Number: Not Specified
Asset Tag: Not Specified
Part Number: Not Specified
–
Processor Information
Socket Designation: CPU2
Type: Central Processor
Family: Xeon
Manufacturer: Intel
ID: 76 06 01 00 FF FB EB BF
Signature: Type 0, Family 6, Model 17, Stepping 6
Flags:
FPU (Floating-point unit on-chip)
VME (Virtual mode extension)
DE (Debugging extension)
PSE (Page size extension)
TSC (Time stamp counter)
MSR (Model specific registers)
PAE (Physical address extension)
MCE (Machine check exception)
CX8 (CMPXCHG8 instruction supported)
APIC (On-chip APIC hardware supported)
SEP (Fast system call)
MTRR (Memory type range registers)
PGE (Page global enable)
MCA (Machine check architecture)
CMOV (Conditional move instruction supported)
PAT (Page attribute table)
PSE-36 (36-bit page size extension)
CLFSH (CLFLUSH instruction supported)
DS (Debug store)
ACPI (ACPI supported)
MMX (MMX technology supported)
FXSR (Fast floating-point save and restore)
SSE (Streaming SIMD extensions)
SSE2 (Streaming SIMD extensions 2)
SS (Self-snoop)
HTT (Hyper-threading technology)
TM (Thermal monitor supported)
SBF (Signal break on FERR)
Version: Intel(R) Xeon(R) CPU E5420 @ 2.50GHz
Voltage: 1.4 V
External Clock: 1333 MHz
Max Speed: 3600 MHz
Current Speed: 2500 MHz
Status: Populated, Idle
Upgrade: <OUT OF SPEC>
L1 Cache Handle: 0×0703
L2 Cache Handle: 0×0704
L3 Cache Handle: 0×0705
Serial Number: Not Specified
Asset Tag: Not Specified
Part Number: Not Specified
[root@node1 ~]#